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Size-dependent Transport Study of In0.53Ga0.47As
Gate-all-around Nanowire MOSFETs: Impact of
Quantum Confinement and Volume Inversion
Jiangjiang J. Gu, Heng Wu, Yiqun Liu, Adam T. Neal, Roy G. Gordon, and Peide D. Ye
Abstract—InGaAs gate-all-around nanowire MOSFETs with
channel length down to 50nm have been experimentally demon-
strated by top-down approach. The nanowire size-dependent
transport properties have been systematically investigated. It is
found that reducing nanowire dimension leads to higher on-
current, transconductance and effective mobility due to stronger
quantum confinement and the volume inversion effect. TCAD
quantum mechanical simulation has been carried out to study
the inversion charge distribution inside the nanowires. Volume
inversion effect appears at a larger dimension for InGaAs
nanowire MOSFET than its Si counterpart.
Index Terms—InGaAs, gate-all-around, nanowire.
I. INTRODUCTION
I nGaAs MOSFETs have recently been considered as one ofthe promising candidates for beyond 14nm logic applica-
tions [1]. To meet the stringent demands of electrostatic con-
trol, non-planar 3D structures have been introduced to the fab-
rication of InGaAs MOSFETs, including InGaAs FinFETs [2],
multi-gate InGaAs quantum-well FETs [3] and most recently,
InGaAs gate-all-around (GAA) nanowire MOSFETs [4].
In particular, the InGaAs GAA nanowire MOSFETs have
been shown to offer good scalability down to channel length
(Lch) of at least 50nm, thanks to the best electrostatic control
of the GAA structure. High drive current (Ion) of 1.17mA/µm
and peak transconductance (gm) of 0.7mS/µm have also been
achieved [4] despite the non-optimized source/drain resistance
(RSD) and large equivalent oxide thickness (EOT), showing
great promise of the InGaAs GAA technology. Moreover, a
detailed scaling metrics study has also revealed that reducing
the nanowire size leads to improvements in subthreshold swing
(SS), drain induced barrier lowering (DIBL), and threshold
voltage (VT ) roll off, due to the tighter gate control [4]. How-
ever, the impact of nanowire size on the transport properties of
InGaAs GAA nanowire MOSFETs has not been studied and
could lead to better understanding and design guidelines for
next-generation InGaAs nanowire devices.
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In this letter, we systematically investigate the impact of
nanowire size on the on-state performance of InGaAs GAA
nanowire MOSFETs. To our surprise, higher Ion and intrinsic
gm has been obtained on devices with smaller nanowire size.
The low field mobility (µ0) is extracted using the Y-function
method to further elucidate the transport performance of the
nanowire devices [5], confirming the enhanced mobility for
smaller nanowires. TCAD quantum mechanical simulation is
employed to study the underlying physical mechanism [6]. It is
shown that quantum confinement and volume inversion effects
play an important role in the improved transport properties for
the InGaAs GAA nanowire MOSFETs.
II. DEVICE FABRICATION
Fig. 1. (a) Key fabrication process steps of InGaAs GAA nanowire
MOSFETs by top-down approach. (b) Schematic diagram of an InGaAs GAA
nanowire MOSFET and InGaAs nanowires with two different sizes under
investigation (30nm×30nm and 50nm×30nm). Surface orientation (100) of
the top surface and ideal side surface with vertical sidewall are illustrated.
The nanowire patterning and current transport direction of [100] is depicted.
A cross-sectional TEM image of an InGaAs GAA nanowire MOSFET with
WNW of 30nm is also shown. The actual width and height of the nanowire is
measured to be 26nm and 27nm with a ∼25o angle between actual and ideal
sidewall. Note that nanowires with vertical sidewall and designed WNW is
assumed in the normalization and simulation in this letter.
Figure 1 shows the fabrication process flow as well as
the schematic diagram of the InGaAs GAA nanowire MOS-
FET. Fabrication started with a 30nm In0.53Ga0.47As channel
layer with a p-type doping of 2 × 1016cm−3 epitaxially
grown on a heavily p-doped InP (100) substrate by molecular
beam epitaxy (MBE). After source/drain implantation (Si,
1 × 1014cm−2, 20keV ), fin patterning was performed using
BCl3/Ar inductively coupled plasma (ICP) etching, followed
by hydrogen chloride (HCl) based nanowire release process.
The nanowires were aligned along [100] direction as required
by the anisotropic HCl wet etching. After surface passivation
2with ammonia sulfide, 10nm Al2O3 and 20nm WN were
grown by atomic layer deposition (ALD) at temperature of
300oC and 385oC respectively. Due to the excellent conformal
coating ability of ALD, the gate stack forms surrounding
all facets of the nanowires. Gate etch using CF4 based ICP
etching was then carried out to define the gate pattern. Finally,
ohmic contacts were formed by electron beam evaporation of
Au/Ge/Ni and liftoff process. Details of the fabrication process
can be found in [4].
The fabricated devices have nominal Lch varying from
120nm down to 50nm. Two different nanowire width (WNW )
(50nm and 30nm) were defined by lithography with a fixed
nanowire height (HNW ) of 30nm defined by the MBE channel
thickness. Since the nanowires were aligned along [100]
direction, both the top and side surfaces are (100) surfaces
assuming vertical sidewalls. Due to the non-optimized fin
etching process, the actual sidewall leans 10 to 30 degrees
towards (110) surface, confirmed by the SEM images [4].
III. RESULTS AND DISCUSSION
Fig. 2. (a) Output characteristics and (b) transfer characteristics and intrinsic
gm versus Vgs of two typical InGaAs GAA nanowire MOSFETs with Lch =
50nm, WNW = 30nm (red) and 50nm (black). Is is used due to relatively
large junction leakage current.
Figure 2(a) shows the output characteristics of two InGaAs
GAA nanowire MOSFETs with Lch of 50nm. Devices with
WNW of 30nm and 50nm exhibit a saturation current of
668µA/µm and 482µA/µm at Vgs −VT = 2V and Vds = 1V ,
respectively. The current is normalized by the total perimeter
of the nanowires. The device with smaller nanowire size has
a 38% higher Ion. Similar enhancement in intrinsic gm is also
observed on the smaller nanowire device as shown in Figure
2(b). The VT of the devices with WNW of 30nm and 50nm are
−0.85V and −0.94V from linear extrapolation at Vds=50mV ,
respectively. The negative VT is due to the low work func-
tion of WN (∼ 4.6eV ). Both devices show good pinch-off
characteristics with a SS of 150mV/dec at a Vds of 50mV.
The upper limit of the interface trap density (Dit) at midgap
is estimated to be 5.6×1012cm−2·eV −1. The device with
WNW =30nm shows lower DIBL (∼180mV/V) compared to
device with WNW =50nm (∼250mV/V), indicating improved
control of short channel effects by shrinking the nanowire size.
Considering the EOT of ∼4.5nm and scaled Lch of 50nm, the
SS and DIBL has been significantly improved compared to
Fig. 3. The average value of (a) Ion measured at Vgs − VT = 2V and
Vds=1V and (b) low field mobility µ0 of InGaAs GAA nanowire MOSFETs
extracted using the Y-function method with Lch varying from 50nm to 120nm
and WNW of 30nm (red circle) and 50nm (black square), compared to
Si GAA nanowire NMOSFETs data [8] (diamond). Over 20 devices were
measured at each data point to obtain the average value.
previous FinFET work [2], indicating the suitability of GAA
structure for logic applications.
Figure 3(a) shows the average Ion measured at Vgs −VT =
2V and Vds = 1V as a function of Lch. A gradual increase
of Ion is observed when scaling down the channel length
for both nanowire sizes. An average of 40% increase in Ion
has been obtained on devices with WNW of 30nm over the
entire Lch range. Devices with different WNW show similar
RSD, ranging from 950 to 1150Ω · µm. The intrinsic gm
of devices with smaller nanowire size is found to be 34%
higher than those with larger nanowire size (not shown). To
further characterize the transport in the nanowire devices,
effective mobility was extracted using the Y-function method,
which agrees reasonably well with the split-CV method and
allows for the suppression of the series resistance effect [5].
Figure 3(b) shows the average µ0 versus Lch, demonstrating
over 20% mobility enhancement for devices with smaller
WNW . The apparent mobility reduction at shorter Lch can
be explained by Shur’s model using a Mathiessen-like relation
considering the ballistic mobility [7]. It is also shown in Figure
3(b) that the extracted µ0 of the InGaAs GAA nanowire
MOSFETs are 2∼4 times higher than those from state-of-
the-art Si nanowire devices [8], owing to the better transport
properties of the III-V channel.
The increase in Ion, gm and µ0 has confirmed that improved
transport has been obtained in smaller InGaAs nanowires.
Normally for top-down nanowires, it is expected that reducing
the nanowire size will degrade transport due to the relative in-
crease in surface roughness scattering given the larger surface
to volume ratio of the ultra-small nanowires. However, it has
been reported on Si nanowire MOSFETs that the improved
transport from high-mobility sidewall [9], oxidation induced
strain inside the nanowire [10], and the volume inversion
effect in nanowires with small cross sectional area [11] would
result in enhanced transport properties with WNW shrinkage.
The InGaAs (111)A surface has been demonstrated to offer
higher mobility than other crystal orientations due to the
trap redistribution [12]. However, (111)A surface can not be
the sidewall facet of InGaAs nanowires in this study, since
3the nanowires are aligned along [100] direction. Moreover,
the thermal budget of the fabrication process after nanowire
release in this letter is as low as 385oC, which is much lower
than the thermal oxidation temperature (usually over 1000oC)
of the Si nanowire MOSFET [10]. Therefore, strain-induced
mobility enhancement can not play a significant role in the
InGaAs nanowires under investigation. On the other hand, due
to the much smaller effective mass and density of states of
InGaAs, the inversion layer thickness can be 3.5 times larger
than that of Si. As a result, inversion carriers can be pushed
further away from the interfaces due to a stronger quantum
confinement leading to the volume inversion effect in InGaAs
nanowires at larger dimensions than Si.
Fig. 4. (a) Cross sectional distribution of electron density in the
In0.53Ga0.47As nanowire with WNW of 30nm and 50nm at Vgs − VT =
1.2V . Dashed line shows the inversion layer centroid. (b) Normalized electron
distribution at the middle of the nanowire (y = 0.5HNW ) for square-shape Si
and In0.53Ga0.47As nanowires. Note that vertical sidewalls are assumed in the
simulation. While the sidewalls in the experiments are not vertical, resulting
in reduced gate control, the general scaling trend comparing nanowires with
different sizes remains unchanged.
To further clarify the underlying mechanism, TCAD simula-
tion using Sentaurus Device [6] was carried out. The electron
distribution inside the nanowire in the strong inversion regime
is obtained using a coupled Poisson and quantum potential
solver based on the density gradient model [6], [13], consid-
ering only Γ valley for InGaAs. It is found that both InGaAs
GAA nanowire MOSFETs with WNW of 30nm and 50nm
operate in the volume inversion regime, where the inversion
charge density inside the entire nanowire is higher than the
background p-type doping. The WNW =30nm device show
stronger confinement, resulting in the inversion layer being
pushed 1∼2nm further away from the surface and a higher
inversion charge density at the center of nanowire compared
to the WNW =50nm case, as shown in Figure 4(a). This would
lead to suppressed surface roughness scattering for the smaller
nanowire. Furthermore, the volume inversion also results in
the inversion layer centroid of the smaller nanowire being
closer to the surface and therefore an increase in electrostatic
capacitance with decreasing WNW . It is also found that the
two inversion layers inside InGaAs nanowire would merge into
one peak at a dimension of ∼10nm, twice as large as that in
the Si case (∼5nm) as shown in Figure 4(b). The inversion
layer distributes further inside the InGaAs nanowire with a
higher density at the center compared to the Si case with
the same nanowire size. Further experimental efforts reduc-
ing InGaAs nanowire size are required to illuminate on the
ultimate scaling limit of InGaAs GAA nanowire MOSFETs,
which may require development of new nanowire thinning
techniques. The volume inversion at a larger dimension and a
stronger quantum confinement in the InGaAs GAA nanowire
MOSFETs may relax the fabrication complexity and interface
quality requirements for InGaAs nanowire devices.
IV. CONCLUSION
In this letter, we have fabricated and characterized InGaAs
GAA nanowire MOSFETs with different nanowire size. En-
hanced transport properties have been confirmed on InGaAs
nanowires with a smaller dimension, due to a stronger quantum
confinement and volume inversion effect. It is shown that
distribution of inversion carriers moves further away from the
surface and volume inversion occurs at a larger dimension
on InGaAs nanowire than its Si counterpart, making InGaAs
GAA MOSFETs favorable for future logic applications.
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